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Abstract 
 
Digital Current Mode Control for Multiple Input Converters 
 
Guanyu Ding, M.S.E.  
The University of Texas at Austin, 2012 
 
Supervisor:  Alexis Kwasinski 
 
In this thesis, the possibility of applying digital current mode control on multiple-
input (MI) converters is studied. As for MI topologies having a central energy transfer 
inductor, the predictive constant on-time current-mode control can greatly reduce both 
the design and digital realization efforts needed. By doing digital constant on-time 
current-mode control, the control of MI buck and MI buck-boost converters can be 
simplified into an equivalent-single-input converter control problem. The small signal 
models of digital constant on-time controlled single-input (SI), MI buck and SI, MI buck-
boost converters in both CCM and DCM are proposed. Simulations and experiments 
were built to verify the proposed models.  
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Chapter 1: Introduction 
Current-mode control has a long history in power electronics applications [1-9]. 
In current-mode control, the control objective is the inductor current and the switch is 
controlled indirectly by comparing the inductor current with its reference. The recent 
research efforts of current mode control are focused on its digital application [10-15]. 
This is because, the digital controllers have several advantages over their analog 
counterparts, such as capability of applying complex control methods, smaller number of 
external components, and less sensitive to environment changes. Moreover, with the 
development of digital processors, more and more digitally controlled power electronics 
applications become economically acceptable [16]. Two representative digital current-
mode controls, fixed frequency current-mode control and constant on-time current-mode 
control are well discussed for single-input (SI) converters [10-15]. Based on these 
studies, this thesis aims to research the possibilities of applying these two digital current 
mode controls to multiple-input (MI) converters.  
Although significant numbers of previous works have been done on the control of 
MI converters, few of them focused on applying digital current mode control to MI 
converters [17-26]. The main objective of this thesis is to investigate the possibility of 
applying digital current-mode control to MI converters. To study this problem, digital 
fixed frequency current-mode control and constant on-time current-mode control are 
compared. It is found that for topologies like MI Buck and MI Buck-boost, where only 
one energy transfer inductor is shared between the multiple inputs, the constant on-time 
current-mode control shows several positive effects over fixed frequency current-mode 
control and over a traditional decentralized control. By studying the operations of MI 
buck and buck-boost converters from the inductor current perspective, the only difference 
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between the MI converters and a SI converter occurs during on-time. Therefore, under 
constant on-time control, since this difference is kept unchanged for every cycle, by 
treating this difference as a static disturbance, which is not shown in SI converter, the 
control of MI converters can be transformed into a SI converter design problem. The 
validity of this simplification from the MI buck or buck-boost converter to an equivalent 
SI buck or buck-boost converter is proved thorough the simulations and experiments 
conducted in Chapter 3. 
The contributions of this thesis are: 
1. The complexities of applying fixed frequency and constant on-time digital 
current-mode control to MI buck and MI buck-boost converters are compared 
from the current control perspective. 
2. The small signal models of predictive constant on-time control are provided in 
order to support the design of constant on-time controlled SI buck and SI 
buck-boost converters, where the DCM small signal model of this application 
is provided for the first time.  
3. An equivalent-single-input input converter concept is proposed in order to 
design the constant on-time controlled MI buck and MI buck-boost 
converters. The proposed control only needs one central controller without 
significant increase of either computational efforts or hardware resources.  
1.1 THESIS ORGANIZATION 
This thesis is organized into three chapters. In Chapter 1, the operations of MI 
buck and MI buck-boost converters and the background knowledge of digital current-
mode control are introduced. The complexities of applying fixed frequency current-mode 
control and constant on-time current-mode control to MI buck and MI buck-boost 
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converters are compared. In Chapter 2, a predictive digital constant on-time control 
architecture proposed in [10] is used to control the SI buck and SI buck-boost converter. 
The small signal models of continuous conduction mode (CCM) and discontinuous 
conduction mode (DCM) of the proposed architecture are provided and verified through 
simulations. In Chapter 3, an equivalent-single-input design method is proposed for the 
constant on-time control of the MI buck and buck-boost converters. The small signal 
models of MI buck, buck-boost converters are proved to have the same small signal 
model with their corresponding SI converters. Simulations of double-input (DI) CCM, 
DCM buck and buck-boost converters are conducted and compared with their 
corresponding equivalent-single-input converters in Chapter 2. Furthermore, an 
experiment of DI DCM buck-boost converter is built and its results are compared with 
both the DI DCM buck-boost simulation and its equivalent-single-input DCM buck-boost 
simulation discussed in Chapter 2. These comparisons verify the correctness of the 
proposed control method. In Chapter 4, conclusion and future works of this thesis are 
made. Then the references used in this thesis are listed in the following. 
1.2 INTRODUCTION TO MI BUCK AND MI BUCK-BOOST 
In this segment, the background knowledge of MI buck and MI buck-boost in 
both CCM and DCM are introduced. The dynamic equations and equilibrium points are 
derived for both conditions. By checking the input power of each input, it is proved that if 
constant on-time control is applied, the power budgeting between different energy 
sources is only a function of input voltages and their on-times, and not on the load. 
1.2.1 DI buck in CCM 
A DI buck converter is shown in Figure 1.1. As a convention in this thesis, the DI 
converter is chosen as an example to illustrate the operation and control law of its 
 4 
corresponding MI converter. Another convention in this paper is that V1 is always 
assumed to be higher than V2. The switching behaviors of Q1 and Q2 are shown in Figure 
1.2. When both Q1 and Q2 are conducting, since V1 is bigger than V2, the diode in series 
with V2 is reversely biased; therefore, the effective conducting time of V1 is t1. When only 
Q2 is conducting, V2 starts to function; thus, the effective conducting time of V2 is t2eff=t2-
t1. The duty cycle of Q1 is denoted as d1, the effective duty cycle of V2 is d2=t2eff/tsw. The 
period is denoted as tsw, and Tsw is its steady state value.  
 
Figure 1.1: DI buck converter. 
q1(t) 
q2(t)
Ton1
t2eff
t2
 
Figure 1.2: Switching behaviors of DI buck converter. 
The linear dynamic equations when q1(t)=q2(t)=1are as followings. Notice all the 
d1, d2 are the effective duty cycles. 
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1
L
L
o
o o
L
di
L V V
dt
dV V
C i
dt R

 

  

        (1.1) 
The linear dynamic equations when q1(t)=0 and q2(t)=1 are: 
2
L
o
o o
L
L
di
L V V
dt
dV V
C i
dt R

 

  

        (1.2) 
The linear dynamic equations when q1(t)=0 and q2(t)=0 are: 
L
L
o
o o
L
di
L V
dt
dV V
C i
dt R

 

  

        (1.3) 
Therefore, the averaged switch model of DI buck circuit is: 
1 1 2 2
L
L
o
o o
L
di
L V d V d V
dt
dV V
C I
dt R

  


  
        
(1.4) 
In steady state, the average values of all the dynamic variables are zero, so the 
steady state equilibration point is as Equation (1.5) shows. The D1 and D2 are effective 
duty cycles in steady state:  
1 1 2 2
L
o
o
L
V V D V D
V
I
R
 




        (1.5) 
 6 
If the current ripple could be neglected, the input power drawn from each source 
in steady state is shown in Equation (1.6). By inspecting Equation (1.6), if the input 
voltage and output voltage are maintained, the power distribution between the two inputs 
can be directly controlled by Ton1 and Ton2 under constant on-time control independent of 
the load change. 
1 1 1
L
2 2 2
L
11 1 1 1
2 2 2 2 2 1
o
o
on
on on
V
P V D
R
V
P V D
R
TP V D V
P V D V T T







 

       (1.6) 
1.2.2 DI buck in DCM 
 In DCM, as Figure 1.3 shows, the inductor current falls to zero in every cycle. 
The average inductor current is denoted as Iavg, the peak inductor current as Ipeak, the load 
as RL and its current as Io, and the current slopes as m1, m2, and m3 as Figure 1.3 shows. 
Also, as mentioned before, D1 and D2 stand for the effective duty cycles in steady state, 
and Tsw the period in steady state. The inductor current has the following relationships: 
q1(t)
q2(t)
t1
t2eff
t2
iL(t)
m1
m2
m3 iav
 
Figure 1.3: Inductor current waveform iL in DI DCM buck. 
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1
1
2
2
3
1 1 2 2
2
2 2 2 2 2
1 1 2 2 1 1 2
3
( )
1 1 1
2 2 2
o
o
o
peak sw
peak
sw sw sw
avg
sw
V V
m
L
V V
m
L
V
m
L
I m D m D T
I
m D T m D T m D D T
m
I
T

 

 
 


 

 


  
 
    
(1.7) 
In DI buck topology, the average value of the inductor current equals the output 
current in steady state. Therefore, the output voltage Vo has following relationship: 
o avg
o avg L
I I
V I R


         (1.8)
 
The steady state power distribution between inputs in DI DCM buck could also be 
maintained by Ton1 and Ton2. Moreover this distribution is independent of load change as 
Equation (1.9) shows. 
 
2
1 1
1 1
2
2 2 1 1 2
2 2
2
1 1 1 1
2
2 2 2 2 1 1 2
2
1 11
2
2 2 2 1 1 1 2 1
2
2
2
2
( ) 2 ( )
sw
sw sw
on
on on on on on
m D T
P V
m D T m D D T
P V
P V m D
P V m D m D D
m TV
V m T T m T T T







 



   
                           (1.9) 
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1.2.3 DI buck-boost in CCM 
 Figure 1.4 shows a DI buck-boost converter. Following all the conventions made 
in previous DI buck analysis, the dynamic behaviors of DI buck-boost in CCM could be 
found as follows: 
 
Figure 1.4: DI buck-boost converter. 
The linear dynamic equations when q1(t)=q2(t)=1are: 
1
L
L
o o
di
L V
dt
dV V
C
dt R



  

        (1.10) 
The linear dynamic equations when q1(t)=0 and q2(t)=1 are: 
2
L
L
o o
di
L V
dt
dV V
C
dt R



  

        (1.11) 
The linear dynamic equations when q1(t)=0 and q2(t)=0 are: 
L
L
o
o o
L
di
L V
dt
dV V
C i
dt R

 

  

        (1.12) 
Therefore, the averaged switch model of MI buck-boost is: 
 9 
1 1 2 2 1 2
1 2
L
(1 )
(1 )
L
o
o o
L
di
L V d V d V d d
dt
dV V
C I d d
dt R

    


    

     (1.13) 
In steady state, the average values of all dynamic variables are zero, so the steady 
state equilibrium point is: 
1 1 2 2
1 2
L 1 2
1
(1 )
o
o
L
V D V D
V
D D
V
I
R D D

  

 
  
       (1.14) 
When the small ripple inductor current assumption is considered, the input power 
drawn from each source is shown in Equation (1.15). Again, just like the results in DI 
buck converter, the power distribution could be maintained with Ton1 and Ton2 and is 
independent of the load change. 
1 1 1
L 1 2
2 2 2
L 1 2
11 1 1 1
2 2 2 2 2 1
(1 )
(1 )
o
o
on
on on
V
P V D
R D D
V
P V D
R D D
TP V D V
P V D V T T


 


 

 

       (1.15) 
1.2.4 DI buck-boost in DCM 
In DI DCM buck-boost converter, the equilibrium point is derived in the similar 
way of deriving for DI DCM buck. By researching the inductor current waveform as well 
as the capacitor charge balance, the equilibrium point is found as follows: 
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zero
iL
iC
zero
m1
m2
m3
 
Figure 1.5: Inductor and capacitor current waveforms in DI DCM buck-boost converter. 
1
1
2
2
3
1 1 2 2( )
o
peak sw
V
m
L
V
m
L
V
m
L
I m D m D T



 


 

 
       (1.16) 
According to the capacitor charge balance: 
2
3
1
2
peako
sw
L
IV
T
R m


        (1.17) 
The result after simplification is: 
1 1 2 2
L
2o
sw
V D V D
V
L
R T

         (1.18) 
Again, under constant on-time control, the power distribution between multiple 
inputs could be regulated by Ton1 and Ton2 irrelevant to the load change. This is proven by 
Equation (1.19). 
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2
1 1
1 1
2
2 2 1 1 2
2 2
2
1 1 1 1
2
2 2 2 2 1 1 2
2
1 11
2
2 2 2 1 1 1 2 1
2
2
2
2
( ) 2 ( )
sw
sw sw
on
on on on on on
m D T
P V
m D T m D D T
P V
P V m D
P V m D m D D
m TV
V m T T m T T T







 



   
 
    (1.19) 
1.3 INTRODUCTION TO DIGITAL CURRENT-MODE CONTROL 
Firstly in this part, the digital realization of predictive fixed frequency current-
mode control is briefly reviewed. Then, a predictive constant on-time scheme is 
introduced in detail. The possibility of applying digital current-mode control to MI 
converters is also studied. For MI buck and buck-boost converters, the fixed frequency 
current-mode control will cause nearly linear increase of both hardware and 
computational resources; if constant on-time current-mode control is used, the open loop 
current control could be applied without significant increase of either hardware or 
computational resources. 
1.3.1 Fixed frequency current-mode control 
According to [11], the digital fixed frequency current-mode control could be 
categorized as peak current-mode control, valley current-mode control, and average 
current-mode control. These possible control objectives are shown in Figure 1.6.  
Peak current
Average current
Valley current
Inductor 
current 
waveform
 
Figure 1.6: Digital fixed frequency current-mode control objectives. 
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The typical fixed frequency current-mode control has the scheme shown in Figure 
1.7. Usually, a digital current-mode control is a double-loop control scheme. The input 
and output voltages as well as the inductor current are sensed by analog to digital sensors. 
In digital power electronics applications, since the high-speed ADC is usually too 
expensive to keep the design in an economic level, only a few points are sensed during 
each cycle [12]. By researching the dynamic equations of controlled topology, the current 
waveform could be predicted. During each control cycle, the output voltage error is fed 
into an outer loop voltage regulator to generate a current reference. Through this current 
reference together with the sensed input, output voltage and past cycle’s information, the 
next duty cycle is calculated and updated in the next period to make the current reach its 
reference by the end of the next period.  
LoadPower Stage
Vin Vout
Voltage 
Regulator
Input
iL
Current Control Law
DPWM
ic
ADC ADC ADC
d(n)
d(t)
 
Figure 1.7: Fixed frequency digital current-mode control scheme. 
1.3.1.1 Current Loop Control Law of fixed frequency current-mode control  
 A digital valley current-mode control is used to illustrate the inner current control 
law. The inductor current waveform is shown in Figure 2.2, the ith cycle begins from T(i) 
and ends in T(i+1). The inductor valley current at T(i) is denoted as iL(i). The input 
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voltage vin(i) and output voltage vo(i) are sampled at the beginning of each cycle. The 
duty cycle of the ith cycle is denoted as d(i), which is generated during the i-1 cycle. The 
control objective of the inner current control loop is to regulate the valley current to its 
current reference, which is denoted as ic. The PWM modulation used here is a trailing 
edge modulation as Figure 1.8 shows, where the on-time is before the off-time in each 
cycle. The reason for mentioning the PWM modulation here is that it has significant 
influences on the stability of current-mode control, which has been thoroughly studied in 
[10].  
T(i-1) T(i) T(i+1)
iL(i-1) iL(i+1) iL(i+2)
d(i-1)Tsw d(i)Tsw d(i+1)Tsw
(i-1)th 
cycle
ith 
cycle
(i+1)th 
cycle
iL(i)
 
Figure 1.8: Inductor current waveform in CCM. 
A SI buck converter shown in Figure 1.9 is served as an example to illustrate the 
inner current control law under trailing edge modulation. From a similar analysis done in 
DI buck converter, the dynamic equations could be used to derive the (i+1)th cycle’s 
valley current iL(i+1) as: 
 
Figure 1.9: SI buck converter. 
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( 1) ( )
( ) 1 ( )
in o sw o sw
L L
v i v i d i T v i d i T
i i i i
L L
d i d i
  
   

        (1.20) 
 Since the input and output voltages could be seen as slowly changing signals 
when compared with the inductor current, vin(i) and vo(i) are assumed constant during the 
ith cycle as well as the (i+1)th cycle. Extend Equation (1.20) to the (i+1)th cycle could get: 
 ( ) ( ) ( 1)( )
( 2) ( ) 2
in swo sw
L L
v i d i d i Tv i T
i i i i
L L
 
        (1.21) 
Since the control objective is controlling the valley current by the end of the next 
switching cycle, the iL(i+2) is supposed to equal to ic. The d(i+1) is derived in Equation 
(1.22). 
 
( )
( 1) ( ) ( ) 2
( ) ( )
o
c L
in sw in
v iL
d i d i i i i
v i T v i
          (1.22) 
1.3.2 Constant on-time current-mode control 
Constant on-time control has a long history, and they are applied widely because 
of their fast response and simple compensation features [27-34]. The constant on-time 
control is firstly studied in V2-type control, which is from an output-ripple-voltage-based 
perspective [28-31]. In V2-type control, the current information is sensed from the output 
capacitor’s ESR voltage ripple. Thus, one requirement of V2-type control is that the ESR 
voltage ripple should dominate the output voltage ripple. When this requirement is not 
met, certain techniques must be used to prevent sub-harmonic oscillations [35-38]. 
Constant on-time control could also be used without basing on the output voltage ripple. 
A current sensor could be used directly to sense the controlled current. By doing so, the 
flexbility of choosing the output capacitor is gained with the price of current sensor.  
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A predictive constant on-time control scheme which was proposed in [10] is used 
in this thesis and shown in Figure 1.10. Although [14] presents a faster response 
architecture, it is not used because its need for expensive high-speed ADC. From the 
scheme level, the biggest change compared with the fixed frequency current-mode 
control is the elimination of high resolution DPWM in constant on-time control scheme. 
This advantage greatly reduces the digital controller’s complexity and cost [14]. Another 
difference is in constant on-time current-mode control is that the current reference is 
regulated to be reached in the current cycle rather than the next cycle in fixed frequency 
current-mode control. By doing so, the one cycle’s duty cycle delay is eliminated. Thus, 
the constant on-time control could be applied in high bandwidth controller design. 
The control objective could be the inductor’s valley current in CCM or the 
inductor’s average current in DCM [10]. Notice in constant on-time control the peak 
current-mode control is essentially the same with the valley current-mode control. The 
reason is since the switch’s on-time is fixed, during this on-time the current increment is 
also fixed. Therefore, the peak current control could also be maintained by the valley 
current-mode control. 
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LoadPower Stage
Vin Vout
Voltage 
Regulator
Input
iL
Current Control Law
ic
ADC ADC ADC
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Figure 1.10: Proposed architecture in [10]. 
1.3.2.1 Current loop control law of constant on-time valley current-mode control 
In constant on-time control, the switch’s on-time is constant, and the inductor 
current is controlled by changing the off-time. Different from fixed frquency current-
mode control where the new duty cycle has to be updated in the next cycle, in consatant 
on-time control, all the calculations are done during Ton , so toff and the new duty cycle are 
applied in the same cycle. Thus iL is controlled to reach its reference ic by the end of 
present cycle. Figure 1.11 shows the inductor current waveform under digital constant 
on-time valley current-mode control. The vo(i) and iL(i) could be sensed at anytime from 
t(i) to t(i)+Ton. The criteria is all the sensing and computation should be done before the 
desired cycle ends. In this thesis, all the samples are sensed in the beginning of each cycle. 
This is to ensure that during the Ton, the toff(i) could be decided. 
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t(i)
iL(i+1)
iL(i)
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Ton
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Figure 1.11: Predictive constant on-time current-mode control iL waveform 
A SI buck converter with constant input voltage is used as an example to derive 
toff(i).  
( ) ( )
( 1) ( ) ( )in o oL L on off
v v i v i
i i i i T t i
L L

   
     (1.23) 
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( ) ( )
( )
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o
v v i T L
t i iL i ic
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 
   
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Analogous to this derivation, the toff(i) for SI buck-boost topology is shown in 
Equation (1.23). 
( ) ( )
( )
in on
off L c
o
v T L
t i i i i
L v i
 
   
 
        (1.25) 
1.3.2.2 Component variance analysis of constant on-time valley-current-mode control 
Since the inductor’s inductance is subject to change due to variations of 
temperature and operating point, it is necessary to study the inductance error’s influence 
on the regulation of consant on-time control. Also in some applications, since the input 
volage is kept consant, the input voltage ADC module could be avoided. A SI buck 
converter is used to check the robustness under both the inductance error and the input 
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voltage error cases. Simlar analysis could also be extended to the SI buck-boost topology, 
which could get similar results.  
Assume there is a ∆L error in the inductance, let La=∆L+L.  
( ) ( )
( 1) ( ) ( )in o oL L on off
a a
v v i v i
i i i i T t i
L L

         (1.26) 
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Substitute (1.27) to (1.26) could get: 
( 1) ( ) [ ( ) ]L L L c
a
L
i i i i i i i
L
           (1.28) 
Subtracting ic from both sides of (1.28) gives: 
( 1) [ ( ) ]aL c L c
a
L L
i i i i i i
L

          (1.29) 
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)1(
        (1.30) 
Equation (1.30) clearly shows that if ∆L is less than 0.5L, the error caused by 
inaccurate inductance will die out.  
Since the input voltage may not be the same as the designed value, which is 
particularly possible when multiple inputs are used, the ability of line regulation must be 
checked. An error ∆V is added into the input voltage. The actual input voltage is denoted 
by va=vin+∆V. This input voltage offset causes an steady state error in the current as 
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shown in Equation (1.32). In closed loop control, this steady state error is removed by the 
outer loop voltage controller. 
( ) ( )
( 1) ( ) ( )a o oL L on off
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1.3.2.3 Current loop control law of constant on-time average-current-mode control 
The inductor current waveform in DCM is shown in Figure 1.12. The inductor 
average current is chosen to be the control objective. By the end of the ith cycle, the 
average current of this cycle should reach the average current reference ic. A SI DCM 
buck is used to derive this current control law in DCM. 
t(i) t(i+1)
Ton
toff(i) toff(i+1)
t(i+2)
ic
 
Figure 1.12: Inductor current waveform in DCM 
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Substitute (1.35) to (1.36), the toff(i) is then given as: 
2( )1
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2 ( )
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o c
v v i v T
t i T
v i L i
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 
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 A similar analysis extened to SI buck-boost converter gets the follwing toff(i):  
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1.3.2.4 Component variance analysis of constant on-time average-current-mode 
control 
Consider the SI DCM buck converter with the verage current as its current control 
objective. An inductance error ∆L will influence the inductor current in the following 
ways: 
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From (1.39), (1.40), and (1.41), the iL(i+1) is given as: 
cL i
LL
L
ii

 )1(         (1.42) 
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This proves that an inductance error will cause an steady state offset error, which 
could be removed by outer loop voltage regulator. 
Again, the line regulation property of the average current control is checked as 
follows: 
a inV v V           (1.43) 
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Substitute (1.43) and (1.44) to (1.45) could get: 
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       (1.46) 
From (1.44), it clearly shows that the input voltage error will cause a steady state 
error which could be removed by the outer loop voltage regulator. Similar analysis of the 
buck-boost topology yields simlar results to (1.42) and (1.46). 
1.4 CURRENT LOOP COMPLEXITY ANALYSIS OF DIGITAL CURRENT MODE 
CONTROLLED MI COVERTERS 
In this part, the complexity of applying digital current-mode control to MI 
converters is studied, where the design and realization efforts needed for inner current 
control loop are estimated.  
Consider a DI buck converter as an example. As for fixed frequency current mode 
control, at least two constraints are needed to determine the two switch’s duty cycles. 
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Also consider the fact that in fixed frequency current mode control, a high resolution 
DPWM is necessary to prevent severe limit cycle problem [39][40]. In fixed frequency 
current control, multiple switches means multiple DPWM modules are needed. Therefore, 
from both the control and realization perspectives the fixed frequency digital current 
mode control will cost nearly linear increase of resources with the number of inputs of 
the MI converters. 
As for constant on-time current-mode control, different MI topologies with 
different numbers of energy transfer inductors need different levels of complexities to 
apply the current control law. The DI buck converter which has one common energy 
transfer inductor and DI boost converter which has multiple energy transfer inductors are 
served as two representative examples of MI converters. In DI buck converter, the two 
inputs share only one energy transfer inductor while in DI boost converter each input has 
its own energy transfer inductor. Firstly, consider if valley current is used to regulate the 
inductor’s current waveform. By inspecting Figure 1.13, since the constant on-time for 
each input is determined, the on-time inductor current waveform is also fixed, only one 
common off-time is needed to determine the inductor’s current waveform. Secondly, 
consider the case of DI booost converter shown in Figure 1.14, which two references are 
needed to control the two energy transfer inductors’ current waveform respectively. This 
indicates the computational efforts needed for current loop control will increase nearly 
linearly with the number of inputs of the MI boost converter. As a summary of constant 
on-time control: the complexity is greatly reduced when applied on MI topologies having 
the central energy transfer inductor; as for MI topologies that don’t have central energy 
transfer inductor, the complexity of applying constant on-time control will increase 
nearly linearly with increased input sources. Note that these estimations are all conducted 
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from the current loop perspective. The close loop complexity analysis requires further 
study. 
Valley current
Ton1
Ton2 Ton2 Ton2
Ton1 Ton1
toff(i) toff(i+1) toff(i+2)
 
Figure 1.13: Inductor current waveform of DI buck 
 
Figure 1.14: DI boost converter 
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Chapter 2: Small signal models of constant on-time controlled SI 
converters 
2.1 PREVIOUS MODELS OF CONSTANT ON-TIME CONTROL 
In the 1990s, variable frequency control was realized in analog way. The one time 
shot on-time is decided by comparing a PWM ramp signal with a modulation signal 
shown in Figure 2.1. R.B. Ridley proposed a CCM model shown in Figure 2.2 [27], and 
its corresponding parameters are listed in Table 2.1. Regarding the DCM model, the 
constant on-time current control was not available at that time, because there is no current 
information that could be used at the end of the off-time. In R.B. Ridley’s model [27], in 
order to correct the phase error, which is not shown in constant frequency control, an 
additional phase term is added based on the experimental results. A more accurate model 
with theoretical analysis of constant on-time control is given in [41], and in which a 
describing function method is used to predict the equivalent PWM’s frequency response. 
In [15], Jian Li presents a digital way of constant on-time control realization shown in 
Figure 2.3, and gives CCM converters’ models based on describing function method. The 
models in [15] are proven more accurate than R.B. Ridley’s model [27], which also 
proves the feasibility of applying describing function method on power electronics. 
Ton Ton Ton
 
Figure 2.1: Analog realization of constant on-time modulation. 
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Figure 2.2: R.B. Ridley’s constant on-time control model for CCM [27]. 
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Ri is the sampling gain of the inductor current. 
Sf is the slope of the modulation signal.
  
Table 2.1: Parameters of R.B. Ridley’s model [27]. 
 In R.B. Ridley’s model [27], Fc is the phase term, which is hypothesized from 
experimental results to correct the phase error; Fm is the gain term, which is the first 
order derivative of the duty cycle to the control signal. In Jian Sun’s model [41], both the 
phase term and the gain term are derived from describing function method. The results in 
Jian Sun’s model [41] are shown in Equations (2.1) and (2.2), where 
( )
( )c
d d
d v

 is the first 
order derivative of the duty cycle to the control signal.  
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        (2.1) 
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where fm stands for the frequency of interest in the frequency response. 
 
2
offT
s
cF e          (2.2) 
Compared with R.B. Ridley’s model [27], the gain term in Jian Sun’s model [41] 
is the same in low frequency, however in high frequency there is an extra nonlinear gain 
term as 2.1 indicates. 
Vin
+
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Ri
Ton
Driver
One shot 
driver
iL
Vc
ADC
 
Figure 2.3: Jian Li’s digital constant on-time control scheme in [15] 
In Jian Li’s digital realization of constant on-time control [15], a high speed ADC 
is used to sense the inductor current during the off-time. The toff(i) is decided by 
continuously comparing the control signal with sensed current. The inductor current 
waveform of this scheme is shown in Figure 2.4. One apparent difference between this 
scheme and the predictive scheme used in this paper is that in Jian Li’s scheme [15], the 
current reference is updated continuously, while in the predictive scheme, the current 
reference is only updated in the beginning of each cycle (as Figure 1.11 indicates, which 
 28 
is repeated here for convenience). Therefore, compared with Jian Li’s scheme [15], the 
predictive constant on-time control induces an extra cycle’s delay.  
t(i)
iL(i+1)iL(i)
t(i+1)
Ton
toff(i) toff(i+1)
ic=Vc/Ri
 
Figure 2.4: iL waveform of discussed architecture in [15] 
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Figure 1.11: iL waveform of predictive constant on-time control 
2.2 CONTROL MODELS FOR SI CONVERTERS IN CCM 
The small signal models of predictive constant on-time control in CCM can be 
built based on Jian Li’s models in [15]. The one cycle delay discussed in the previous 
paragraph is represented by its pade
’
 approximation shown in Equation (2.3). The general 
close loop control model for SI buck, boost, and buck-boost converters is as Figure 2.5 
shows. Simulations are conducted to verify the proposed SI buck and SI buck-boost 
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models. The line regulation and component variance analysis are verified in SI CCM 
buck converter. Similar tests could also be conducted for SI CCM buck-boost converter 
in the same way, but since the results are similar, they are not shown in this thesis. 
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Figure 2.5: General control model for predictive constant on-time controlled SI CCM 
buck, boost, buck-boost converters 
2.2.1 SI CCM buck converter model and simulations 
The small signal model of SI CCM buck is shown in Figure 2.6, where RL is the 
output load, Rco is ESR of the output capacitor.  
 
Figure 2.6: Control Model for SI CCM buck. 
In Figure 2.6: 
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 To verify this model, a predictive constant on-time controlled SI buck converter is 
designed and simulated through MATLAB Simulink. The parameters are listed in Table 
2.2. All the parameters in this table follow the previously discussed convention. 
 
Vo 20V on-time 5 µs 
Vin 48V  
L 0.2mH RL 4Ω→2Ω →4Ω 
C/Rco 10mF/0Ω Fs 83.3Khz(2 Ω) 
Phase margin 60◦ Gain margin 10db 
Open Loop 
bandwidth 
4.74Khz Controller type PI 
Table 2.2: Parameters of SI CCM buck converter. 
 The uncompensated open loop bode plot is shown in Figure 2.7. A PI controller is 
used to compensate the pole caused by the output capacitor and load. The compensated 
open loop bode plot is shown in Figure 2.8. Figure 2.9 shows the inductor current 
waveform during steady state. The output voltage and inductor current reference as well 
as output power during sudden load change are shown in Figure 2.10. By inspecting 
Figure 2.10, it is clearly that the predictive constant on-time controlled SI CCM buck has 
a good load regulation property. Figure 2.11 checks the line regulation property where 
the input voltage changes from 48V to 55V. Comparing with Figure 2.10 shows this input 
voltage error has been removed by the outer loop compensator, thus verifies the 
previously discussed component variance analysis in Chapter 1. In Figure 2.12, the 
inductance error immunity is verified.  
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Figure 2.7: Uncompensated open loop bode plot of the SI CCM buck converter. 
 
Figure 2.8: Compensated open loop bode plot of the SI CCM buck converter. 
 
Figure 2.9: iL and q(t) waveforms of the steady state SI CCM buck converter. RL=2 Ω 
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Figure 2.10: Vo, ic, and output power waveforms during sudden load change of the SI 
CCM buck converter. 
 
Figure 2.11: Line regulation: Va=55V, ∆V=7V. 
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Figure 2.12: Inductance error immunity check. La=1.3L. 
2.2.2 SI CCM buck-boost converter model and simulations 
The control model for SI CCM buck-boost converter is shown in Figure 2.13. All 
the simulation parameters are listed in Table 2.3. Figure 2.14 and 2.15 show its 
uncompensated and compensated open loop bode plots, respectively. The model shows 
that there is a right half plane zero (RHP zero) in the low frequency which greatly limits 
the bandwidth of this SI CCM buck-boost converter. The inductor current waveform is 
shown in Figure 2.16. The output voltage, current reference, and output power 
waveforms during a sudden load change are shown in Figure 2.17. Since the component 
variance check gets similar results as that of SI CCM buck, the results of SI CCM buck-
boost are not shown in this thesis. 
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Figure 2.13: Control model for SI CCM buck-boost converter. 
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Vo 40V on-time 5µs 
Vin 20V  
L 0.2mH RL 2Ω →4Ω 
C/Rco 10mF/0 Ω Fs 133.3Khz (2 Ω) 
Phase margin 60◦ Gain margin 10db 
Open Loop 
bandwidth 
100Hz Controller type PI 
Table 2.3: Parameters of SI CCM buck-boost converter. 
 
Figure 2.14: Uncompensated open loop bode plot of the SI CCM buck-boost converter. 
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Figure 2.15: Compensated open loop bode plot of the SI CCM buck-boost converter 
 
Figure 2.16: iL and q(t) waveforms of the SI CCM buck-boost converter. RL=2 Ω. 
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Figure 2.17: Vo, ic, and output power waveforms during sudden load change of the SI 
CCM buck-boost converter. 
2.3 CONTROL MODELS FOR SI CONVERTERS IN DCM 
To date, there are no small signal models developed for DCM digital constant on-
time controlled converters yet. One of the major contributions of this thesis is a small 
signal model is developed to guide the predictive digital constant on-time control design. 
The effectiveness of this control model is verified through both simulations and 
experiments. Figure 2.18 shows the close loop of the proposed constant on-time control. 
The behavior of determining the off-time according to current reference can be seen as an 
abstracted PWM. Thus, the inner current loop can be formed by two parts: the abstracted 
PWM’s transfer function Fm and the power stage model that from the duty cycle to the 
control objective. The power stage models for common DCM converters are developed in 
[42] and are directly used in this thesis. In the conducted simulation, a digital PI 
controller is served as the voltage loop controller.  
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FmPI(z)Vref
Voic~ d~ Power Stage 
Model
Inner Current Loop
Outer Voltage Loop  
Figure 2.18: General control model for predictive constant on-time controlled SI DCM 
buck, boost, and buck-boost converters 
In [41], the describing function method is used to derive the analog constant on-
time control model. In which the abstracted PWM’s transfer function is represented in 
(2.1) and (2.2). Following the same way, the describing function method is used to derive 
the abstracted PWM’s models for the proposed digital constant on-time control. 
Before applying this method, several assumptions are maid: 
1. A small perturbation signal is injected to the steady state control signal and 
the perturbation’s frequency meets ms MfNf  , where N and M are all positive 
integers, fs is the steady state switching frequency, and fm is the frequency of 
the sinusoidal perturbation. 
2. The perturbation signal’s magnitude is very small.  
3. During the derivation, the input and output voltage are assumed to be in their 
steady states.  
A constant on-time controlled SI buck-boost converter is served as an example to 
illustrate this derivation procedure.  
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Figure 2.19: iL waveform of SI DCM buck-boost converter 
The inductor current reference ic(i) is composed of two parts: the steady state 
value ro and rsin(2πfmt(i)-θ) which stands for a perturbation signal at time instant t(i) with 
amplitude r, frequency fm, and initial phase –θ. In the following derivation, ∆Toff(i) stands 
for the perturbed difference added to the steady state off-time Toff.  
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According to [43], ∆Toff(i) can be further approximated as follows: 
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The perturbed duty cycle d(t)’s Fourier frequency component Cm at frequency fm 
could be represented as follows based on (2.12): 
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Based on this result, Fm is determined as: 
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Just as indicated in [41], Fm is divided into three parts: the first part K1 is the large 
signal dc gain. The second part K2 is the is the exponential expression of a phase delay. 
This digital implementation clearly shows a phase term involving one extra cycle’s delay 
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as 
2
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T
T   when be compared to the analog constant on-time control that shows a 
delay of 
2
offT
 . This difference can be understood easily since in the proposed design, 
ic(i) rather than ic(i+1) is used to determine toff(i). The third part K3 is the frequency 
dependent gain. At low frequency, K3=1, but when the frequency is near to fs, K3 would 
generate a nonlinear gain. 
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 The SI DCM buck and buck-boost converters are served as examples to verify 
this DCM control model. Since the component variance analysis of both SI DCM buck 
and buck-boost converters reach similar results, it is only presented in the discussion of 
SI DCM buck-boost converter part.  
2.3.1 SI DCM buck converter model and its simulations 
 The control model of SI DCM buck converter is shown in Figure 2.20. The power 
stage model parameters for SI buck converter are cited in [42]. rL is the ESR of  
inductor. 
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Figure 2.20: Control model for SI DCM buck converter 
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A simulation is designed according to this model, where Table 2.4 shows all the 
parameters of the simulated SI DCM buck converter. Figure 2.21 and 2.22 show the 
uncompensated and compensated open loop bode plot, respectively. While Figure 2.23 
and 2.24 show the inductor current waveform and its time response during sudden load 
change. Figure 2.24 clearly shows the proposed predictive constant on-time controlled SI 
DCM buck has fast response and good load regulation properties.  
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Vo 20V on-time 5 µs 
Vin 48V  
L 50uH RL 40Ω→20 Ω→40Ω 
C/Rco 10mF/0 Ω Fs 59.5 Khz (20Ω) 
Phase margin 60◦ Gain margin 10db 
Open Loop 
bandwidth 
5.86KHz Controller type PI 
Table 2.4: Parameters of SI DCM buck converter 
 
 
Figure 2.21: Uncompensated open loop bode plot of SI DCM buck converter. 
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Figure 2.22: Compensated open loop bode plot of SI DCM buck converter. 
 
Figure 2.23: iL and q(t) waveforms of SI DCM buck converter. RL=20Ω 
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Figure 2.24: Vo, ic, and output power waveforms during sudden load change of SI DCM 
buck converter. 
2.3.2 SI DCM buck-boost converter model and simulations 
For some time-demanding loads, a high response speed is required, also with the 
fact that many renewable energy sources have essentially low output voltage nature, a 
fast response boost style converter is desired. In DCM buck-boost converter, since the 
RHP zero is pushed further than the switching frequency; a relatively high bandwidth is 
achievable. Figure 2.25 shows the corresponding control model for constant on-time 
controlled SI DCM buck-boost converter, while Table 2.5 lists all the simulation 
parameters. The uncompensated and compensated open loop bode plot are shown in 
Figure 2.26 and Figure 2.27, respectively. Figure 2.28 shows the inductor current 
waveform. In Figure 2.29, the load regulation is proved to be fast. The robustness under 
both input voltage error case and inductance error case is verified through inspecting the 
corresponding time responses as Figure 2.30 and Figure 2.31 show, where the output 
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voltages maintain constant under these changes, respectively. These results prove the 
proposed control model for SI DCM buck-boost converter is valid enough to guide the 
controller design. 
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Figure 2.25: Control model for SI DCM buck-boost converter 
Where the parameters are denoted previously and listed in the following: 
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Vo 40V on-time 10 µs 
Vin 26V  
L 50uH RL 134Ω→67 Ω 
C/Rco 3mF/65mΩ Fs 35 Khz(67 Ω) 
Phase margin 104◦ Gain margin 9db 
Open Loop 
bandwidth 
972 Hz Controller type PI 
Table 2.5: Parameters of SI DCM buck-boost converter 
 
Figure 2.26: Uncompensated open loop bode plot of SI DCM buck-boost converter. 
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Figure 2.27: Compensated open loop bode plot of SI DCM buck-boost converter. 
 
Figure 2.28: iL waveform of SI DCM buck-boost converter. RL=67Ω. 
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Figure 2.29: Vo, ic, and output power waveforms during sudden load change of SI DCM 
buck-boost converter. 
 
Figure 2.30: Line regulation, Va=30V, ∆V=4V. 
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Figure 2.31: Inductance error immunity check. La=0.8L. 
2.4 SUMMARY OF CHAPTER 2 
Chapter 2 investigates in depth the small signal models of predictive constant on-
time control under both CCM and DCM. All the models are verified via simulations. It 
has shown the proposed control models are valid enough to guide the constant on-time 
controlled SI converter design. In the next chapter, these models are applied to the MI 
converter area. The simulations conducted in this Chapter are served as references to 
verify the proposed control method in Chapter 3.  
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Chapter 3: Constant on-time controlled MI buck and MI buck-boost 
converters 
 In this chapter, the equivalent-single-input converter concept is firstly introduced. 
By comparing the MI buck converter and SI buck converter from the inductor current 
perspective, the current difference between them only exists during the on-time. If all the 
switches’ on-times are fixed, this current difference could be treated as a static 
disturbance among the operating point, which could be removed by the closed loop 
control. In this chapter, the control of a MI buck or buck-boost converter is treated as an 
equivalent-single-input (ESI) converter design problem. The correctness of doing so is 
examined both from small signal analysis and simulations conducted on MI buck and MI 
buck-boost converters. An experiment of DI DCM buck-boost converter is also 
conducted to verify the proposed control method. 
3.1 EQUIVALENT-SINGLE-INPUT CONVERTER CONCEPT  
 A SI buck converter and a MI buck converter are compared in Figure 3.1. 
Through Figure 3.1, it is clearly shown that the inductor current difference (the shaded 
area) between MI buck and SI buck only exists during the on-time. In the off-time, the 
circuit operations are essentially the same for both SI buck converter and MI buck 
converter. That means if substitute a MI buck converter by an ESI buck with a static 
current disturbance (the shaded error in Figure 3.2 for DI buck case), the MI buck 
topology will have the same current control law as SI buck topology has. The criteria for 
determining the ESI voltage is during the on-time, this equivalent single input could 
boost the inductor current to the same peak value as its corresponding MI topology does 
(as Equation (3.2) shows for a DI DCM buck-boost case). This ESI converter concept 
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could also be extended to MI buck-boost topology for the same reason. The ESI voltage 
VESI for DI buck and DI buck-boost converters are summarized in Table 3.1. 
 
Figure 3.1: Comparison between SI buck converter and MI buck converter. 
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Figure 3.2: iL-MI (iL for DI case) and iL-ESI (iL for SI case). 
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Table 3.1: VESI for DI buck and DI buck-boost converters. 
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Figure 3.3: DI buck-boost converter and its corresponding inductor waveform in DCM. 
The ESI concept is useful when developing the control model for MI buck or 
buck-boost converters. A conventional state-space averaging method is used to develop 
the MI converters’ control model for their ease of implementation and system design [44-
46]. A DI DCM buck-boost converter is served as an example. Referring to [47] and 
Figure 3.3, the state-space averaged model for the DI DCM buck-boost converter is 
shown as: 
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 (3.1) 
According to the previously introduced definition of ESI voltage, VESI for DI 
DCM buck-boost is: 
2 1 1 2 2 1( )ESI on on on onV T VT V T T         (3.2) 
Under constant on-time control, the following relationships are derived, where 
ˆ
nd  represents the corresponding small signal perturbation: 
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Based on (3.3), the state-space averaged model in (3.1) could be simplified to 
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    (3.4) 
which has the same form of a SI converter’s averaged model. Moreover with (3.3), the 
results of small signal perturbed models in (3.1) and (3.4) are identical. Therefore, the 
transfer function of this DI DCM buck-boost converter can be modeled from an ESI 
converter with VESI as input and Ton2 as the fixed on-time. The similar results hold for all 
MI CCM, DCM buck and buck-boost cases. With this ESI design method, the small 
signal models for MI buck, buck-boost converter are simplified to single-input converter 
models, which makes the analysis and design much easier when compared to 
decentralized control method.  
3.2 DIGITAL CONSTANT ON-TIME CONTROL FOR MI CCM BUCK AND MI BUCK-
BOOST CONVERTERS 
 In this part, a DI CCM buck converter and a DI CCM buck-boost converter are 
served as platforms to apply the proposed ESI design method. The parameters for each 
topology are listed in Table 3.2 and Table 3.3 respectively. Their equivalent-single-input 
converters are the examples simulated in Chapter 2. The controller designed in Chapter 2 
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are also used in these MI converters. By comparing their time responses, the correctness 
of the proposed ESI design method is validated.  
 
Vo 20V on-time Effective on-time 
V1 60V 2 µs 2 µs 
V2 40V 5 µs 3 µs 
VESI 48  5 µs 
L 0.2mH RL 4Ω→2Ω →4Ω 
C 10mF Fs 83.3Khz(2 Ω) 
Phase margin 60◦ Gain margin 10db 
Open Loop 
bandwidth 
4.74Khz Controller type PI 
Table 3.2: Parameters of DI CCM buck converter. 
Vo 40V on-time Effective on-time 
V1 30V 2 µs 2 µs 
V2 14V 5 µs 3 µs 
VESI 20V  5 µs 
L 0.2mH RL 2Ω →4Ω 
C 10mF Fs 133.3Khz (2 Ω) 
Phase margin 60◦ Gain margin 10db 
Open Loop 
bandwidth 
100Hz Controller type PI 
Table 3.3: Parameters of DI CCM buck-boost converter. 
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3.2.1 Simulation results for DI CCM buck converter. 
Figure 3.4 shows the inductor current waveform in DI CCM buck, while Figure 
3.5 shows the time response under sudden load change. By comparing Figure 3.5 with 
Figure 2.10, it is shown that the equivalent-single-input controller works fine in MI CCM 
buck topology. In addition, the equivalent-single-input buck converter can predict the 
dynamic response of the corresponding MI buck converter very well. Line regulation 
property for the MI CCM buck converter is verified in Figure 3.6 and Figure 3.7. The 
inductance error immunity is checked in Figure 3.8. 
 
Figure 3.4: iL waveform of the steady state DI CCM buck converter. RL=2 Ω 
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Figure 3.5: Vo, ic, and output power waveforms during sudden load change of DI CCM 
buck converter 
 
Figure 3.6: Line regulation check: V1 changes to 65V from 60V, V2 is not changed. 
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Figure 3.7: Line regulation check: V1 is 60V, V2 changes from 40V to 30V. 
 
Figure 3.8: Inductance error immunity check. La=1.3L. 
3.2.2 Simulation results for DI CCM buck-boost converter. 
 In Figure 3.9, the inductor current in steady state is shown. Its time response is 
shown in Figure 3.10. Again, the results shown in Figure 3.10 and the results shown in 
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Figure 2.17 are comparable which proves the proposed equivalent-single-input converter 
design method works adequately on the MI CCM buck-boost converter. 
 
Figure 3.9: iL waveform in steady state DI CCM buck-boost converter. 
 
Figure 3.10: Vo, ic, and output power waveforms during sudden load change of DI CCM 
buck-boost converter. 
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3.3 DIGITAL CONSTANT ON-TIME CONTROL FOR MI BUCK AND MI BUCK-BOOST IN 
DCM 
 In this part, the DI DCM buck and buck-boost converters are served as platforms 
to evaluate the proposed equivalent-single-input controller design method. The 
parameters of DI DCM buck and DI DCM buck-boost converters are shown in Table 3.4 
and Table 3.5, respectively. Their equivalent-single-input converters have already been 
discussed in Chapter 2. The respective simulation results of DI DCM buck and DI DCM 
buck-boost converter are reported in Chapter 3.3.1 and 3.3.2. In Chapter 3.3.3, an 
experiment is built to verify the proposed constant on-time controlled DI DCM buck-
boost converter. 
 
Vo 20V On- time Effective on- time 
V1 60V 2 µs 2 µs 
V2 40V 5 µs 3 µs 
VESI 48V  5 µs 
L 50uH RL 40Ω →20 Ω→40Ω 
C 10mF Fs 59.5 Khz (20Ω) 
Phase margin 60◦ Gain margin 10db 
Open Loop 
bandwidth 
5.86KHz Controller type PI 
Table 3.4: Parameters of DI DCM buck converter. 
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Vo 40V On-time Effective on-time 
V1 30V 6 µs 6 µs 
V2 20V 10 µs 4 µs 
VESI 26V  10 µs 
L 10uH RL 134Ω→67 Ω 
C/Rco 3mF/65mΩ Fs 35 Khz (67 Ω)  
Phase margin 104◦ Gain margin 9db 
Open Loop 
bandwidth 
972 Hz Controller type PI 
Table 3.5: Parameters of DI DCM buck-boost converter. 
3.3.1 Simulation results for DI DCM buck converter. 
 The inductor current waveform is shown in Figure 3.11; its time response during 
load change is shown in Figure 3.12. Comparing Figure 3.12 with Figure 2.24, it is found 
that the proposed equivalent-single-input controller design method is valid for the MI 
DCM buck case.  
 
Figure 3.11: iL waveform in DI DCM buck converter. 
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Figure 3.12: Vo, ic, and output power waveforms during sudden load change of DI DCM 
buck converter. 
3.3.2 Simulation results for DI DCM buck-boost converter. 
The inductor current waveform is shown in Figure 3.13; its time response during 
load change is shown in Figure 3.14.  
 
Figure 3.13: iL waveform in DI DCM buck-boost converter. RL=67 Ω 
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Figure 3.14: Vo, ic, and output power waveforms during sudden load change of DI DCM 
buck-boost converter. 
3.3.3 Experimental results for DI DCM buck-boost converter. 
An experiment of DI DCM buck-boost converter is built to verify the proposed 
equivalent-single-input controller design method. This buck-boost converter uses the same 
parameters listed in Table 3.5. The digital controller is designed by the proposed equivalent-
single-input constant on-time controller and is programed on NI Company’s NI-cRIO9082’s 
FPGA platform. The FPGA’s clock is 25ns/cycle, the output voltage ADC’s sampling speed is 
100Khz and the steady state switching frequency is arbitrarily selected at around 30Khz. Figure 
3.15 shows the program panel of this digital controller. There are mainly two functional 
loops in this program as Figure 3.15 indicates. One is a PI controller which generates the 
current reference based on sensed output voltage error. Another loop is the inner current 
loop which determines the common off-time as illustrated in Chapter 2.  
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Tests were conducted to evaluate line and load regulation. The results of these 
experiments represented in Figures 3.16 to 3.19 show performance according to the analysis and 
adequate output voltage regulation. Figure 3.16 clearly shows that when the load is increased, 
more current pulses are generated. While Figure 3.17 shows an steady regulated output 
voltage when the load changes, Figure 3.17 and 3.18 show similar adequate performance with 
input voltages changes. Through comparing the load regulation result shown in Figure 3.17 
with its DI, ESI simulation results shown in Figure 3.14 and 2.29, respectively, the 
correctness of both the simulations conducted in this thesis and the proposed equivalent-
single-input converter design method is verified. 
 
Figure 3.15: Program panel of NI-cRIO9082’s FPGA program. 
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iL
iLoad=0.29A
iLoad=0.8A
V1=35V V2=25V (not shown)
 
Figure 3.16: Snapshot of iL under sudden load change. 
Vo=40V   
iLoad=0.32A
iLoad=0.6A
V1=30V V2=20V (not shown)
 
Figure 3.17: Snapshot of Vo under sudden load change. 
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Vo=40V   
V1=30V
V1=35V 
V2=25V 
iLoad=0.57A (not shown)
 
Figure 3.18: Line regulation check when V1 suddenly increases. 
Vo=40V   
V1=35V 
V2=25V 
V2=20V
iLoad=0.57A (not shown)
 
Figure 3.19: Line regulation check when V2 suddenly drops. 
3.4 SUMMARY OF CHAPTER 3 
 In Chapter 3, the concept of equivalent-single-input converter is proposed. The 
controller design problem of MI buck and MI buck-boost converters is proved to could be 
simplified to an equivalent-single-input converter design problem. By comparing Chapter 
3’s simulation and experimental results to Chapter 2’s corresponding equivalent-single-
input converter results, the correctness of the proposed design method is verified.  
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Chapter 4: Conclusion and Future work 
This thesis has discussed the digital current mode control on MI converters. The 
predictive digital constant on-time current-mode control has been studied in depth. 
Compared with constant frequency control, the constant on-time control could greatly 
simplify the control of MI buck and MI buck-boost converters. The CCM control models 
for both SI, MI buck and SI, MI buck-boost are provided based on [15]; the DCM control 
models are built from describing function method and small signal models of traditional 
PWM controlled DCM converters [42]. The load and line regulation property are verified 
from both simulations and experiments. 
Based on the work of this thesis, the MI buck and the MI buck-boost converters 
could be controlled easily via constant on-time control. The power distribution between 
multiple inputs is easily maintained by allocating the on-time of each input. PI controller 
is used as voltage loop regulator in all the simulation and experiments conducted for this 
thesis, however, a PI controller is not always suitable for large bandwidth design. Higher 
order controllers are needed to optimize both the phase margin limit and gain margin 
limit. Future work will focus on multiple kinds of controllers for the constant on-time 
controlled fast-response MI converters. 
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